# +3V/+5V, Low-Power, 8-Bit Octal DACs with Rail-to-Rail Output Buffers 

## General Description

The MAX5258/MAX5259 are $+3 \mathrm{~V} /+5 \mathrm{~V}$ single-supply, digital serial-input, voltage-output, 8-bit octal digital-toanalog converters (DACs). Internal precision buffers swing Rail-to-Rail ${ }^{\circledR}$, and the reference input range extends from ground to the positive supply. The +5 V (MAX5258) and the +3V (MAX5259) feature a $10 \mu \mathrm{~A}$ (max) shutdown mode.
The serial interface is double-buffered. A 16-bit input shift register is followed by eight 8 -bit input registers and eight 8 -bit DAC registers. The 16-bit serial word consists of two "don't care" bits, three address bits, three control bits, and eight data bits. The input and DAC registers can both be updated independently or simultaneously with a single software command. The asynchronous control input ( $\overline{\mathrm{LDAC}}$ ) provides simultaneous updating of all eight DAC registers.
The interface is compatible with SP| ${ }^{\top M}$, QSP| ${ }^{\top M}$ (CPOL $=$ $\mathrm{CPHA}=0$ or $\mathrm{CPOL}=\mathrm{CPHA}=1$ ), and MICROWIRE ${ }^{\text {TM }}$. A buffered digital data output allows daisy-chaining of serial devices.
The MAX5258/MAX5259 are available in a 16-pin QSOP package.

Applications

Digital Gain and Offset Adjustment
Programmable Attenuators
Programmable Current Sources
Portable Instruments

- +2.7V to +5.5V Single-Supply Operation
- Low Supply Current: 1.3mA
- Low-Power Shutdown Mode
0.54mA (MAX5259)
0.80mA (MAX5258)
- $\pm 1$ LSB DNL (max)
- $\pm 1$ LSB INL (max)
- Ground to VDD Reference Input Range
- Output Buffer Amplifiers Swing Rail-to-Rail
- 10MHz Serial Interface, SPI, QSPI (CPOL = CPHA $=0$ or CPOL = CPHA = 1), and MICROWIRECompatible
- Double-Buffered Registers for Synchronous Updating
- Serial Data Output for Daisy-Chaining
- Ultra-Small 16-Pin QSOP Package

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | SUPPLY <br> VOLTAGE <br> (V) |
| :---: | :---: | :---: | :---: |
| MAX5258EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | +5.0 |
| MAX5259EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | +3.0 |

Pin Configuration


Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.
SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

Features

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  | 50m |

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
16-Pin Plastic QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ about $+70^{\circ} \mathrm{C}$ )... 667 mW Operating Temperature Range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS (MAX5258)

$\left(V_{D D}=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{GND}=0, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{D D}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 8 |  |  | Bits |
| Integral Nonlinearity (Note 1) | INL |  |  | $\pm 0.1$ | $\pm 1$ | LSB |
| Differential Nonlinearity (Note 1) | DNL | Guaranteed monotonic (all codes) |  | $\pm 0.05$ | $\pm 1$ | LSB |
| Zero-Code Error | ZCE | Code = OA hex |  | $\pm 2.5$ | $\pm 20$ | mV |
| Zero-Code Error Supply Rejection |  | Code = OA hex |  | 0.02 | 1 | LSB |
| Zero-Code Temperature Coefficient |  | Code = OA hex |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code $=$ FF hex |  | $\pm 1$ | $\pm 30$ | mV |
| Full-Scale Error Supply Rejection |  | Code = FF hex |  | 0.25 | 1 | LSB |
| Full-Scale Temperature Coefficient |  | Code $=$ FF hex |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0 |  | $V_{\text {DD }}$ | V |
| Input Resistance |  |  | 161 | 230 | 300 | $\mathrm{k} \Omega$ |
| Input Capacitance |  |  |  | 20 |  | pF |
| DAC OUTPUTS |  |  |  |  |  |  |
| Output Voltage Swing |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to GND | 0 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}- \\ 0.3 \end{gathered}$ | V |
| Output Voltage Range |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to GND | 0 |  | $V_{\text {REF }}$ | V |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.7 \times \\ & V_{D D} \end{aligned}$ |  |  | V |
| Input Low Voltage | VIL |  |  |  | $\begin{aligned} & 0.3 \times \\ & V_{D D} \end{aligned}$ | V |

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

## ELECTRICAL CHARACTERISTICS (MAX5258) (continued)

$\left(V_{D D}=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+4.096 \mathrm{~V}, G N D=0, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current | IIN | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | (Note 3) |  | 10 |  | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=0.2 \mathrm{~mA}$ | $\begin{gathered} \text { VDD - } \\ 0.5 \end{gathered}$ |  |  | V |
| Output Low Voltage | VOL | $\mathrm{ISINK}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Voltage-Output Slew Rate |  | Code = FF hex |  | 0.55 |  | V/us |
| Output Settling Time |  | To 1/2 LSB, from code OA to code FF hex (Note 2) |  | 10 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  | Code $=00$ hex |  | 0.15 |  | nV -s |
| Digital-to-Analog Glitch Impulse |  | Code $=80$ to code $=7 \mathrm{~F}$ hex |  | 30 |  | nV-s |
| Signal-to-Noise Plus Distortion Ratio | SINAD | $\begin{aligned} & \mathrm{V}_{\text {REF }}=4 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \text { at } 1 \mathrm{kHz} \text { centered at } 2.5 \mathrm{~V} \\ & \text { code }=\mathrm{FF} \text { hex } \end{aligned}$ |  | 68 |  | dB |
|  |  | $V_{\text {REF }}=4 \mathrm{~V}_{\text {p-p }}$ at 10 kHz centered at 2.5 V code $=$ FF hex |  | 55 |  |  |
| Multiplying Bandwidth |  | $V_{\text {REF }}=0.1 \mathrm{~V}_{\text {p-p }}$ centered at $\mathrm{V}_{\mathrm{DD}} / 2,-3 \mathrm{~dB}$ bandwidth |  | 700 |  | kHz |
| Wideband Amplifier Noise |  |  |  | 16 |  | $\mu \mathrm{V}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Power-Supply Voltage | VDD |  | 4.5 |  | 5.5 | V |
| Supply Current | IDD |  |  | 1.4 | 2.6 | mA |
| Shutdown Supply Current | ISHDN |  |  | 0.45 | 10 | $\mu \mathrm{A}$ |

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers

## ELECTRICAL CHARACTERISTICS (MAX5259)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, G N D=0, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  | 8 |  |  | Bits |
| Integral Non Linearity (Note 1) | INL |  |  | $\pm 0.1$ | $\pm 1$ | LSB |
| Differential Non Linearity (Note 1) | DNL | Guaranteed monotonic (all codes) |  | $\pm 0.1$ | $\pm 1$ | LSB |
| Zero-Code Error | ZCE | Code = OA hex |  | $\pm 2.5$ | $\pm 20$ | mV |
| Zero-Code Error Supply Rejection |  | Code = OA hex. |  | 0.15 | 1 | LSB |
| Zero-Code Temperature Coefficient |  | Code $=0 \mathrm{~A}$ hex |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code = FF hex |  | $\pm 0.7$ | $\pm 30$ | mV |
| Full-Scale Error Supply Rejection |  | Code = FF hex |  | 0.2 | 1 | LSB |
| Full-Scale Temperature Coefficient |  | Code = FF hex |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0 |  | VDD | V |
| Input Resistance |  |  | 161 | 218 | 300 | $\mathrm{k} \Omega$ |
| Input Capacitance |  |  |  | 20 |  | pF |
| DAC OUTPUTS |  |  |  |  |  |  |
| Output Voltage Swing |  | RL = 10k 2 to GND | 0 |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.3 \end{gathered}$ | V |
| Output Voltage Range |  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to GND | 0 |  | $V_{\text {REF }}$ | V |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |
| Input Low Voltage | VIL |  |  |  | $\begin{gathered} 0.3 x \\ V_{D D} \end{gathered}$ | V |
| Input Current | IIN | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | (Note 3) |  | 10 |  | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE $=0.2 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.5 \end{gathered}$ |  |  | V |
| Output Low Voltage | VOL | $\mathrm{ISINK}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Voltage-Output Slew Rate |  | Code = FF hex |  | 0.55 |  | V/us |
| Output Settling Time |  | To $1 / 2$ LSB, from code OA to code FF hex (Note 2) |  | 7 |  | $\mu \mathrm{s}$ |

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

## ELECTRICAL CHARACTERISTICS (MAX5259) (continued)

$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{GND}=0, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Feedthrough |  | Code $=00$ hex |  | 0.1 |  | nV -s |
| Digital-to-Analog Glitch Impulse |  | Code $=80$ to code $=7 \mathrm{~F}$ hex |  | 20 |  | nV-S |
| Signal-to-Noise Plus Distortion Ratio | SINAD | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}_{\text {p-p }}$ at 1 kHz centered at 1.5 V code $=$ FF hex |  | 65 |  | dB |
|  |  | $V_{R E F}=2.5 \mathrm{~V}_{\mathrm{p} \text {-pat }} 10 \mathrm{kHz}$ centered at 1.5 V code $=$ FF hex |  | 54 |  |  |
| Multiplying Bandwidth |  | $V_{\text {REF }}=0.1 V_{\text {p-p }}$ centered at $V_{D D} / 2,-3 d B$ bandwidth |  | 700 |  | kHz |
| Wideband Amplifier Noise |  |  |  | 60 |  | $\mu \mathrm{V}$ |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Power-Supply Voltage | VDD |  | 2.7 |  | 3.6 | V |
| Supply Current | IDD |  |  | 1.3 | 2.6 | mA |
| Shutdown Supply Current | ISHDN |  |  | 0.24 | 10 | $\mu \mathrm{A}$ |

## TIMING CHARACTERISTICS (MAX5258)

$\left(V_{\text {REF }}=+4.096 \mathrm{~V}, G N D=0, C_{\text {DOUt }}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to TMAX , unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Rise-to-CS Fall-Setup Time | tvDCs |  |  | 5 |  | $\mu \mathrm{s}$ |
|  | tldac |  | 40 | 20 |  | ns |
| $\overline{\mathrm{CS}}$ Rise-to- $\overline{\mathrm{LDAC}}$ Fall-Setup Time (Note 4) | tCLL |  | 40 |  |  | ns |
| $\overline{\overline{C S}}$ Pulse Width High | tcsw |  | 90 |  |  | ns |
| SCLK Clock Frequency (Note 5) | fCLK |  |  | 10 |  | MHz |
| SCLK Pulse Width High | tch |  | 40 |  |  | ns |
| SCLK Pulse Width Low | tCL |  | 40 |  |  | ns |
| $\overline{\text { CS }}$ Fall-to-SCLK Rise-Setup Time | tcss |  | 40 |  |  | ns |
| SCLK Rise-to-CS Rise-Hold Time | tcSH |  | 0 |  |  | ns |
| DIN to SCLK Rise-to-Setup Time | tDS |  | 40 |  |  | ns |
| DIN to SCLK Rise-to-Hold Time | tDH |  | 0 |  |  | ns |
| SCLK Rise-to-DOUT Valid Propagation Delay (Note 6) | tDO1 |  |  |  | 200 | ns |
| SCLK Fall-to-DOUT Valid Propagation Delay (Note 7) | tDO2 |  |  |  | 210 | ns |
| $\overline{\mathrm{CS}}$ Rise-to-SCLK Rise-Setup Time | tCS1 |  | 40 |  |  | ns |

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers

TIMING CHARACTERISTICS (MAX5259)
$\left(V_{\text {REF }}=+2.5 \mathrm{~V}, G N D=0, C_{\text {DOUT }}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $T_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Rise-to-CS Fall-Setup Time | tvdes |  |  | 5 |  | $\mu \mathrm{s}$ |
| LDAC Pulse Width Low | tLDAC |  | 40 | 20 |  | ns |
| $\overline{\mathrm{CS}}$ Rise-to- $\overline{\mathrm{LDAC}}$ Fall-Setup Time (Note 4) | tCLL |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Pulse Width High | tcsw |  | 90 |  |  | ns |
| SCLK Clock Frequency (Note 5) | fCLK |  |  | 10 |  | MHz |
| SCLK Pulse Width High | tch |  | 40 |  |  | ns |
| SCLK Pulse Width Low | tCL |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall-to-SCLK Rise-Setup Time | tCSS |  | 40 |  |  | ns |
| SCLK Rise-to- $\overline{\mathrm{CS}}$ Rise-Hold Time | tcse |  | 0 |  |  | ns |
| DIN to SCLK Rise-to-Setup Time | tDS |  | 40 |  |  | ns |
| DIN to SCLK Rise-to-Hold Time | tDH |  | 0 |  |  | ns |
| SCLK Rise-to-DOUT Valid Propagation Delay (Note 6) | tDO1 |  |  |  | 200 | ns |
| SCLK Fall-to-DOUT Valid Propagation Delay (Note 7) | tDO2 |  |  |  | 210 | ns |
| $\overline{\mathrm{CS}}$ Rise-to-SCLK Rise-Setup Time | tCS1 |  | 40 |  |  | ns |

Note 1: INL and DNL are measured with RL referenced to ground. Nonlinearity is measured from the first code that is greater than or equal to the maximum offset specification to code FF hex (full scale). (See DAC Linearity and Voltage Offset section.)
Note 2: Output settling time is measured from the $50 \%$ point of the rising edge of $\overline{C S}$ to $1 / 2$ LSB of the final value of Vout.
Note 3: Guaranteed by design, not production tested.
Note 4: If $\overline{\mathrm{LDAC}}$ is activated prior to the rising edge of $\overline{\mathrm{CS}}$, it must remain low for tLDAC or longer after $\overline{\mathrm{CS}}$ goes high.
Note 5: When DOUT is not used. If DOUT is used, fCLK (max) is 4 MHz due to SCLK to DOUT propagation delay.
Note 6: Serial data is clocked-out at SCLK's rising edge (measured from $50 \%$ of the clock edge to $20 \%$ or $80 \%$ of $V_{D D}$ ).
Note 7: Serial data is clocked-out at SCLK's falling edge (measured from $50 \%$ of the clock edge to $20 \%$ or $80 \%$ of $V_{\text {DD }}$ ).

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


DAC FULL-SCALE OUTPUT VOLTAGE vs. OUTPUT SOURCE CURRENT


SHUTDOWN SUPPLY CURRENT vs. TEMPERATURE


DAC ZERO-CODE OUTPUT VOLTAGE vs. OUTPUT SINK CURRENT


SUPPLY CURRENT vs. TEMPERATURE


SHUTDOWN SUPPLY CURRENT
vs. TEMPERATURE


DAC FULL-SCALE OUTPUT VOLTAGE vs. OUTPUT SOURCE CURRENT


SUPPLY CURRENT vs. TEMPERATURE


SUPPLY CURRENT vs. REFERENCE
VOLTAGE (VD $=+3 \mathrm{~V}$ )


## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers



# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

Typical Operating Characteristics (continued)
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | OUTB | DAC B Voltage Output |
| 2 | OUTA | DAC A Voltage Output |
| 3 | GND | Ground |
| 4 | VDD | Power Supply |
| 5 | REF | Reference Voltage Input |
| 6 | $\overline{\text { LDAC }}$ | Load DAC Input. Driving this asynchronous input low transfers the contents of each input register <br> to its respective DAC registers. |
| 7 | OUTE | DAC E Voltage Output |
| 8 | OUTF | DAC F Voltage Output |
| 9 | OUTG | DAC G Voltage Output |
| 10 | OUTH | DAC H Voltage Output |
| 11 | $\overline{\text { CS }}$ | Chip Select Input. Data is shifted in and out when $\overline{\text { CS }}$ is low. Programming commands are executed <br> when $\overline{\text { CS returns high. }}$ |
| 12 | SCLK | Serial Clock Input. Data is clocked in on the rising edge and clocked out on the falling edge <br> (default) or rising edge (A2 $=1 ; ~ s e e ~ T a b l e ~ 1) . ~$ |
| 13 | DIN | Serial Data Input. Data is clocked in on the rising edge of SCLK. |
| 14 | DOUT | Serial Data Output. Sinks and sources current. Data at DOUT can be clocked out on the falling <br> edge (mode 0) or rising edge (mode 1) of SCLK (Table 1). |
| 15 | OUTD | DAC D Voltage Output |
| 16 | OUTC | DAC C Voltage Output |

## Detailed Description

## Serial Interface

At power-on, the serial interface and all DACs are cleared and set to code zero. The serial data output (DOUT) is set to transition on SCLK's falling edge.
The MAX5258/MAX5259 communicate with microprocessors ( $\mu \mathrm{Ps}$ ) through a synchronous, 3-wire interface (Figure 1). Data is sent MSB first and can be transmitted in two 4-bit and one 8-bit (byte) packets, or one 16-bit word. The first two bits are ignored. A 4-wire interface adds a line for $\overline{\text { LDAC, allowing asynchronous }}$ updating. Data is transmitted and received simultaneously.
Figure 2 shows the detailed serial-interface timing. Note that the clock should be low if it is stopped between updates. DOUT does not go into a high-impedance state if the clock idles or $\overline{\mathrm{CS}}$ is high.
Serial data is clocked into the data registers in MSB-first format, with the address and configuration information preceding the actual DAC data. Data is clocked in on SCLK's rising edge while $\overline{\mathrm{CS}}$ is low. Data at DOUT is
clocked out 16 clock cycles later, either at SCLK's falling edge (default or mode 0) or rising edge (mode 1).
$\overline{\mathrm{CS}}$ must be low to enable the device. If $\overline{\mathrm{CS}}$ is high, the interface is disabled and DOUT remains unchanged. $\overline{\mathrm{CS}}$ must go low at least 40ns before the first rising edge of the clock pulse to properly clock in the first bit. With CS low, data is clocked into the MAX5258/MAX5259's internal shift register on the rising edge of the external serial clock. Always clock in the full 16 bits.

## Serial Input Data Format and Control Codes

The 16-bit serial input format, shown in Figure 3, comprises two "don't care" bits, three DAC address bits (A2, A1, A0), three control bits (C2, C1, C0), and eight data bits (D7...D0). The 6-bit address/control code configures the DAC as shown in Table 1.

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 



Figure 1. 3-Wire Interface Timing


Figure 2. Detailed Serial-Interface Timing Diagram

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers

Table 1. Serial-Interface Programming Commands

| 16-BIT SERIAL WORD* |  |  |  |  |  |  | $\overline{\text { LDAC }}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | C2 | C1 | CO | D7......D0 |  |  |
| X | X | X | 0 | 0 | 0 | XXXXXXXX | X | No operation (NOP); shift data in shift registers. |
| X | X | X | 0 | 0 | 1 | XXXXXXXX | X | Clears all input and DAC registers and sets all DAC outputs to zero. |
| X | X | X | 0 | 1 | 0 | XXXXXXXX | X | Software shutdown. Output buffers can be individually shut down with zeros in the corresponding data bits. |
| 0 | X | X | 0 | 1 | 1 | XXXXXXXX | X | DOUT Phase Mode 0. DOUT transitions on the falling edge of SCLK. |
| 1 | X | X | 0 | 1 | 1 | XXXXXXXX | X | DOUT Phase Mode 1. DOUT transitions on the rising edge of SCLK. |
| X | X | X | 1 | 0 | 0 | 8-bit DAC data | X | Loads all DACs with the same data |
| 0 | 0 | 0 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register A. All DAC outputs unchanged. |
| 0 | 0 | 1 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register B. All DAC outputs unchanged. |
| 0 | 1 | 0 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register C. All DAC outputs unchanged. |
| 0 | 1 | 1 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register D. All DAC outputs unchanged. |
| 1 | 0 | 0 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register E. All DAC outputs unchanged. |
| 1 | 0 | 1 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register F. All DAC outputs unchanged. |
| 1 | 1 | 0 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register G. All DAC outputs unchanged. |
| 1 | 1 | 1 | 1 | 0 | 1 | 8-bit DAC data | H | Load input register H. All DAC outputs unchanged. |
| 0 | 0 | 0 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register A. Update OUTA. All other DAC outputs unchanged. |
| 0 | 0 | 1 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register B. Update OUTB. All other DAC outputs unchanged. |
| 0 | 1 | 0 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register C. Update OUTC. All other DAC outputs unchanged. |
| 0 | 1 | 1 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register D. Update OUTD. All other DAC outputs unchanged. |
| 1 | 0 | 0 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register E. Update OUTE. All other DAC outputs unchanged. |
| 1 | 0 | 1 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register F. Update OUTF. All other DAC outputs unchanged. |
| 1 | 1 | 0 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register G. Update OUTG. All other DAC outputs unchanged. |
| 1 | 1 | 1 | 1 | 1 | 0 | 8-bit DAC data | H | Load input register H. Update OUTH. All other DAC outputs unchanged. |
| X | X | X | 1 | 1 | 1 | XXXXXXXX | H | Software LDAC command. Updates all DACs from their respective input registers. |

* The first two bits are "don't care."


# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

No Operation (NOP)

| A2 | A1 | A0 | C2 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Don't Care |  | 0 | 0 | 0 |  | Don't Care |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
The no-operation (NOP) command allows data to be shifted through the MAX5258/MAX5259 shift register without affecting the input or DAC registers. This is useful in daisy-chaining (see the Daisy-Chaining Devices section). For this command, the data bits are "Don't Cares." As an example, three MAX5258s are daisy-chained (A, B, and C), and devices $A$ and $C$ need to be updated. The 48-bit-wide command would consist of one 16-bit word for device $C$, followed by an NOP instruction for device $B$ and a third 16 -bit word with data for device $A$. At the rising edge of $\overline{C S}$, device $B$ will not change state.

Clear

| A2 | A1 | A0 | C2 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Don't Care |  | 0 | 0 | 1 | Don't Care |  |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
The clear command clears all input and DAC registers and sets all DAC outputs to zero. This command brings the DAC out of shutdown.

Software Shutdown

| A2 | A1 | A0 | C2 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Don't Care |  |  | 0 | 1 | 0 | 8 8-Bit Data |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
Shuts down all output buffer amplifiers and voltage references. Output buffers can be individually disabled with the corresponding zeros in the data bits (D7-D0). If all data bits are zero, only the power-on reset circuit is active, and the device draws $10 \mu \mathrm{~A}$ (max). There are four ways to bring the device out of shutdown: POR, CLEAR, LOAD SAME DATA, LOAD INPUT, AND DAC REGISTERS.

Set DOUT Phase—SCLK Falling (Mode 0, Default)

| A2 | A1 | A0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | 0 | 1 | 1 |  |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
This command sets DOUT to transition at the falling edge of SCLK. The same command also updates all DAC registers with the contents of their respective input registers, identical to the $\overline{\text { LDAC }}$ command. This is the default mode on power-up.

Set DOUT Phase—SCLK Rising (Mode 1)

| A2 | A1 | A0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | 0 | 1 | 1 |  |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
Mode 1 sets the serial output DOUT to transition at the rising edge of SCLK. Once this command is issued, DOUT's phase is latched and will not change except on power-up or if the specific command to set the phase to falling edge is issued.
This command also loads all DAC registers with the contents of their respective input registers, and is identical to the LDAC command.

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

Load All DACs with Shift-Register Data

| A 2 | A 1 | A 0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Don't Care |  | 1 | 0 | 0 |  | 8 -Bit Data |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
All eight DAC registers are updated with shift-register data. This command allows all DACs to be set to any analog value within the reference range. This command can be used to substitute CLEAR if code 00 (hex) is programmed, which clears all DACs. This command brings the device out of shutdown.

Load Input Register, DAC Registers Unchanged (Single Update Operation)

| A2 | A1 | A0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  | 1 | 0 | 1 | 8-Bit Data |  |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
When performing a single update operation, $\mathrm{A} 2-\mathrm{A} 0$ selects the respective input register. At the rising edge of $\overline{\mathrm{CS}}$, the selected input register is loaded with the current shift-register data. All DAC outputs remain unchanged. This preloads individual data in the input register without changing the DAC outputs.

Load Input and DAC Registers

| A2 | A1 | A0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  | 1 | 1 | 0 |  | 8-Bit Data |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
This command directly loads current shift-register data in the selected input and DAC registers at the rising edge of $\overline{\mathrm{CS}}$. A2-A0 set the DAC address.
For example, to load all eight DAC registers simultaneously with individual settings, eight commands are required. First perform seven single input register update operations $(C 2=1, C 1=0, C 0=1)$ for $D A C s A, B, C, D, E, F$, and $G$ $(C 2=1, C 1=0, C 0=1)$. The final command loads input register H and updates all eight DAC registers from their respective input registers. This command brings the device out of shutdown.

> Software "LDAC" Command

| A 2 | A 1 | A 0 | C 2 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  | 1 | 1 | 1 |  | 8 -Bit Data |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
All DAC registers are updated with the contents of their respective input registers at the rising edge of $\overline{\mathrm{CS}}$. This is a synchronous software command that performs the same function as the asynchronous $\overline{\text { LDAC. }}$

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

## LDAC Operation (Hardware)

$\overline{\text { LDAC }}$ is typically used in 4-wire interfaces (Figure 4). This command is level sensitive, and it allows asynchronous hardware control of the DAC outputs. With LDAC low, all eight DAC registers are transparent, and any time an input register is updated, the DAC output immediately follows.

## Serial Data Output

DOUT is the internal shift-register's output. DOUT can be programmed to clock out data on the falling edge of SCLK (mode 0) or the rising edge (mode 1). In mode 0, output data lags input data by 16.5 clock cycles, maintaining compatibility with MICROWIRE and SPI. In mode 1, output data lags input data by 16 clock cycles. On power-up, DOUT defaults to mode 0 timing. DOUT never three-states; it always actively drives either high or low and remains unchanged when $\overline{\mathrm{CS}}$ is high.

## Interfacing to the Microprocessor

The MAX5258/MAX5259 are MICROWIRE (Figure 5) and SPI/QSPI (Figure 6) compatible. For SPI and QSPI, clear the CPOL and CPHA configuration bits (CPOL = CPHA = 0). The SPI/QSPI CPOL = CPHA = 1 configuration can also be used if the DOUT output is ignored.
The MAX5258/MAX5259 can interface with Intel's 80C5X/80C3X family in mode 0 if the SCLK clock polarity is inverted. Universally, if a serial port is not available, three lines from one of the parallel ports can be used for bit manipulation.
Digital feedthrough at the voltage outputs is greatly minimized by operating the serial clock only to update the registers. See the Clock Feedthrough photo in the Typical Operating Characteristics section. The clock idle state is low.

## Daisy-Chaining Devices

Any number of MAX5258/MAX5259s can be daisychained by connecting DOUT of one device to DIN of the following device in the chain with all devices in mode zero. The NOP instruction (Table 1) allows data to be passed from DIN to DOUT without changing the input or DAC registers of the passing device. A 3-wire interface updates daisy-chained or individual MAX5258/MAX5259s simultaneously by bringing $\overline{\mathrm{CS}}$ high (Figure 7).

## Analog Section DAC Operation

The MAX5258/MAX5259 use a matrix decoding architecture for the DACs, which saves power in the overall system. The external reference voltage is divided down by a resistor string placed in a matrix fashion. Row and


Figure 3. Serial Input Format
column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 8 shows a simplified diagram of one of the eight DACs.

Reference Input
The voltage at REF sets the full-scale output voltage for all eight DACs. The $230 \mathrm{k} \Omega$ typical input impedance at REF is code independent. The output voltage for any DAC can be represented by a digitally programmable voltage source as follows:

$$
\text { VOUT }=\left(\mathrm{NB} \times \mathrm{V}_{\text {REF }}\right) / 256,
$$

where NB is the numerical value of the DAC's binary input code.

## Output Buffer Amplifiers

All MAX5258/MAX5259 voltage outputs are internally buffered by precision unity-gain followers that slew at about $0.55 \mathrm{~V} / \mu \mathrm{s}$. The outputs can swing from GND to $V_{\text {DD }}$. With a 0 to $V_{\text {REF }}$ (or $V_{\text {REF }}$ to 0 ) output transition, the amplifier outputs will typically settle to $1 / 2$ LSB in $10 \mu \mathrm{~s}$ when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF .
The buffer amplifiers are stable with any combination of resistive ( $\geq 10 \mathrm{k} \Omega$ ) or capacitive ( $\leq 100 \mathrm{pF}$ ) loads.

## Applications Information

DAC Linearity and Voltage Offset The output buffer can have a negative input offset voltage that would normally drive the output negative, but since there is no negative supply, the output remains at GND (Figure 9). When linearity is determined using the endpoint method, it is measured between code 10 (0A hex) and full-scale code (FF hex) after offset and gain error are calibrated out. With a single-supply, negative offset causes the output not to change with an input code transition near zero (Figure 9). Thus, the lowest code that produces a positive output is the lower endpoint.

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers



Figure 4. Multiple MAX5258's Sharing One DIN Line. (Simultaneously Update by Strobing LDAC, or Specifically Update by Enabling an Individual $\overline{C S}$ )


Figure 5. Connections for MICROWIRE


Figure 6. Connections for SPI/QSPI


Figure 7. Daisy-Chained or Individual MAX5258s Simultaneously Updated by Bringing $\overline{C S}$ High (Only Three Wires Are Required)

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers



Figure 8. DAC Simplified Circuit Diagram


Figure 10. Suggested PC Board Layout for Minimizing Crosstalk (Bottom View)

## Power Sequencing

The voltage applied to REF should not exceed VDD at any time. If proper power sequencing is not possible, connect an external Schottky diode between REF and VDD to ensure compliance with the absolute maximum


Figure 9. Effect of Negative Offset (Single Supply)
ratings. Do not apply signals to the digital inputs before the device is fully powered-up.

## Power-Supply Bypassing and Ground Management

Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to VDD and GND as possible. Careful PC board layout minimizes crosstalk among DAC outputs and digital inputs. Figure 10 shows suggested circuit board layout to minimize crosstalk.

## Unipolar-Output, Two-Quadrant Multiplication

In unipolar operation, the output voltages and the reference input are the same polarity. Figure 11 shows the MAX5258/MAX5259 unipolar configuration, and Table 2 shows the unipolar code.

## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers



Figure 11. Unipolar Output Circuit

Table 2. Unipolar Code Table

| DAC CONTENTS |  | ANALOG OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | + $\mathrm{V}_{\text {REF }}(255 / 256)$ |
| 1000 | 0001 | + $\mathrm{V}_{\text {REF }}(129 / 256)$ |
| 1000 | 0000 | $+\mathrm{V}_{\text {REF }}(128 / 256)=+\mathrm{V}_{\text {REF }} / 2$ |
| 0111 | 1111 | $+V_{\text {REF }}(127 / 256)$ |
| 0000 | 0001 | $+V_{\text {REF }}(1 / 256)$ |
| 0000 | 0000 | 0 |

Note: 1 LSB $\left.=\left(V_{\text {REF }}\right) \times\left(2^{8}\right)=+\operatorname{VREF}^{(1 / 256}\right)$

## Chip Information

TRANSISTOR COUNT: 13625
PROCESS: BICMOS

# +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers 

Functional Diagram


## +3V/+5V, Low-Power, 8-Bit Octal DAC with Rail-to-Rail Output Buffers



